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 Abstract - Multi-level converters have become increasingly 
popular in recent years due to high power quality, high-voltage 
capability, low switching losses, and low EMC concerns.  
Considering these advantages, the multi-level converter is a suitable 
candidate for implementation of future Naval ship propulsion 
systems.  This paper focuses on modulation techniques for the 
multi-level converter.  In particular, a novel voltage-source method 
of multi-level modulation is introduced and compared to existing 
methods.  The proposed method is discrete in nature and can 
therefore be readily implemented on a digital signal processor 
(DSP).  The method is also readily extendable to any number of 
voltage levels.  Results of experimental implementation are 
demonstrated using a four-level rectifier/inverter system, which 
incorporates diode-clamped multi-level converters and a eleven-
level cascaded multi-level H-bridge inverter. 
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 Multi-level power conversion, introduced in 1981 [1], has 
gained much attention in recent years [2-18] and is the subject of 
state-of-the-art power electronic research.  The general concept 
involves producing ac waveforms from small voltage steps by 
utilizing isolated dc sources or a bank of series capacitors.  The 
small voltage steps yield waveforms with low harmonic 
distortion as well as low dv/dt's.  Further advantages include 
high-voltage capability and low switching losses due to the 
arrangement of the semiconductor devices.  The primary 
disadvantage of multi-level converters is that a larger number of 
semiconductor devices are required when compared to 
traditional power converters.  This does not lead to an increase in 
semiconductor costs since lower voltage rated transistors may be 
used.  However, it does increase the required gate drive circuitry 
and lead to a more complex mechanical layout. 
 Pulse-width modulation (PWM) of multi-level converters is 
typically an extension of two-level methods [19-22].  The most 
common types of multi-level voltage-source PWM are sine-
triangle modulation and space vector modulation (SVM).  Multi-
level sine-triangle modulation relies on defining a number of 
triangle waveforms and switching rules for the intersection of 
these waveforms with a commanded voltage waveform [2-4].  
This method is fairly straightforward and insightful for 
description of multi-level systems.  Multi-level SVM is 
performed by considering the converter switching states in the q-
d stationary reference frame [5-8].  Although more 
mathematically cumbersome than sine-triangle modulation, the 
method is more readily implemented on a DSP.  Recent SVM 
research has focused on methods of simplifying the nearest 
voltage vector selection [13,14].  Other  research has 
demonstrated the equivalence of SVM and sine-triangle 
modulation [15,16] and that changing free parameters in the 
SVM method (such as dwell time or switching sequence) can be 
done as well in sine-triangle modulation by choosing the shape 
of the sine and triangle waveforms. 
 In this paper, a method is presented which is based on time-
domain duty-cycles.  The equivalence of switching state 
production to that of sine-triangle modulation and SVM is 
shown.  However, the method introduced herein does not require 
the definition of triangle waveforms or voltage vectors.  The 
method is mathematically straightforward but discrete in nature 
for DSP implementation. 
  
II. MULTI-LEVEL POWER CONVERSION 
 
 Figure 1 shows a general structure that is typical of most 
multi-level conversion systems.  Therein, the power conversion 
is performed between a single dc source and a motor load.  In 
this paper, the term converter will be used to denote a power 
section, which may convert power from a dc source to an ac load 
or vise-versa.  Although inverter examples will be primarily 
shown here, it should be pointed out that the modulation method 
is applicable to both inverter and rectifier applications and may 
be connected to an electric utility or other type of load.  At this 
stage in the development, the type of converter is not significant.  
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A diode-clamped [2-9,11], flying capacitor [10], or other novel 
topologies [5,6] may be inserted in the multi-level converter 
block in Fig. 1.  The primary exception to this is the cascaded H-
bridge converter, which is supplied from several isolated 
sources.  However, it will be shown in the development that the 
modulation method applies to these converters as well with a 
slight modification to one equation. 
 The first step in the converter analysis involves definition of 
the load voltages in terms of the inverter line-to-ground voltages, 





















































1 . (1) 
 
Under proper multi-level converter operation, the line-to-ground 
voltages may be directly controlled to be some fraction of the dc 
link voltage.  In particular, the line-to-ground voltage for phase 
x  is 
  ( ) ( )1,1,01 −=−= nsn
sv xxxg L  (2) 
 
where n  is the number of voltage levels that the converter is 
capable of producing and xs  is the switching state determined 
by the modulator for phase x .  As can be seen from (2), the 
switching state defined herein is directly related to the voltage 
level.  It is also directly related to the transistor signals for a 
given converter topology [5,6,18].  It should be pointed out that 
(2) is an idealized equation in that it is assumed that a capacitor 
bank with balanced voltages or isolated dc voltage sources are 
available.  In practice, this may be readily ensured as will be 
demonstrated in the laboratory examples shown below.  It is 
sometimes helpful to express the switching states for all three 
phases compressed into one variable.  For this reason, the overall 
switching state will be defined as 
 
  cba snssnsw ++=
2 . (3) 
 
Using (3), the switching state sw  is a number in the 
mathematical base of the number of converter levels.  For 
example, if a four-level converter is considered, sw  will be a 
base four representation of the switching states of the individual 
phases.  For a p  phase converter, the total number of switching 
states is 
  psw nn = . (4) 
 
 For converter analysis purposes, it is often convenient to view 
the voltages in the q-d stationary reference.  Transformation to 















2  (5) 
 
  ( )bscssds vvv −= 3
1 . (6) 
 
Plotting sqsv  and 
s
dsv  for all possible switching states, results in 
the voltage vector plot [6,7].  As an example, consider the four-
level converter ( 4=n ).  According to (4), there are 64 unique 
switching states.  Figure 2 shows the voltage vector plot for this 
converter.  Therein, each voltage vector is represented by a dot 
with the vector number swv .  As can be seen, some switching 
states produce the same voltages in the q-d stationary plane (i.e. 
36v  and 57v ).  Due to these redundant switching states, there are 
only 37 unique voltage vectors produced from the 64 switching 
states.  In general, the number of voltage vectors for a given 
converter can be calculated from 
 
  ( ) 113 +−= nnnv . (7) 
 
 Figure 1 also depicts the modulation section of the converter.  
As can be seen, the switching states are based on commanded 
phase voltages *asv , 
*








 The basis of the modulation method introduced herein is to 
define duty-cycles for each phase, which will be based on 
commanded line-to-ground voltages.  However, a supervisory 
control (such as an induction motor vector control) will typically 
output commanded phase voltages, which may be expressed 
 
  ( )csas vv θcos2 ** =  (8) 
 



















































2cos2 ** πθcscs vv  (10) 
 
where *sv  is the commanded magnitude and cθ  is the electrical 
angle.  Since the determinate of the matrix in (1) is zero, there 
are an infinite number of commanded line-to-ground voltage sets 
that will yield the commanded phase voltages.  This is due to the 
fact that zero sequence terms in the commanded line-to-ground 
voltages cancel in (1).  In a three-phase system, the zero 
sequence components of *agv , 
*
bgv , and 
*
cgv  are dc offsets and 
triplen harmonics of the fundamental frequency.  The quantity 
and amplitude of triplen harmonics added to the commanded 
line-to-ground voltages may be selected in order to maximize 
converter output voltage [22], reduce switching losses [21], or 
improve harmonic distortion [21].  Herein, a third harmonic will 
be added in order to maximize the output voltage resulting in 
commanded line-to-ground voltages of 
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where m  is a modulation index.  The PWM will achieve these 
commanded voltages (if the switching frequency component is 
neglected).  The resulting phase voltages may be determined by 
substituting (11-13) into (1) which results in 
 


























mvv . (16) 
 
In (14-16), the symbol ^ represents fast-average which neglects 
the switching components of the PWM.  By comparing (14-16) 
with the commanded voltages (8-10), it can be seen that the 








= . (17) 
 
 At this point, it would be important to point out the difference 
between modulation methods for cascaded H-bridge type of 
converters [12,18].  In H-bridge based converters, the range of 
output voltage is twice that of converters where one dc voltage 
supplies all three phases (as in Fig. 1).  In this case, the 
modulation index must be related to the commanded voltage 







= . (18) 
 
The modulation process described herein may be applied to H-
bridge converters by substituting Hm  for m  in the equations 
that follow. 
 Since the third-harmonic term has been added to the 
commanded line-to-ground voltages, the modulation index has a 
range of [22] 
  
3
20 ≤≤ m . (19) 
 
It is sometimes helpful to express the modulation index as a 





= . (20) 
 
 Duty cycles will now be defined by normalizing the 
commanded line-to-ground voltages to the dc voltage.  This 
results in duty cycles of 
 









1  (21) 
 

















1  (22) 
 

















1 . (23) 
 
From the duty cycles, the switching state and switching times to 
be directly determined as described in the following section. 
 
B. Timer Scheduling 
 
 Performing PWM switching from duty cycles in a multi-level 
converter is based on determining the nearest voltage levels (or 
the three nearest vectors in SVM) and the percentage of time 
spent at each level.  This information may be determined by 
modifying the range on the duty cycles.  Specifically, for phase 
x  the modified duty cycle is 
 
  ( ) xxm dnd 1−=  (24) 
 
The nearest voltage level is then directly found by integerizing 
the modified duty cycle as 
 
  ( )axx dl INT=  (25) 
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where the INT function returns the nearest integer that is less 
than or equal to its argument.  The time spent in this level can be 
determined from 
  ( ) swxxmx Tldt −=  (26) 
 
where swT  is the switching period of the DSP.  The remainder of 
the switching period is spent in the voltage level 1+xl .  As an 
example of how the switching may be accomplished, consider 

















Figure 3a illustrates an example of the switching.  Therein, the 
modified duty cycle for phase x  is shown along with the 
switching rules according to (27).  The vertical lines represent 
the start of a DSP clock cycle.  At that time, the duty cycle is 
computed as indicated by the dots.  The switching level and time 
are calculated according to (25-26) and the switching state is 
scheduled according to (27).  Note that the discrete computing of 
xmd  will result in a non-ideal zero-order-hold effect.  This effect 
is typically negligible if the DSP switching period is small 
compared to the change in the duty cycle.  It should be pointed 
out that, in practice, there will be a one-sample-delay effect since 
the DSP will require time to process the duty cycle.  This means 
that a duty cycle computed during one switching period is not 
available to be scheduled until the start of the next clock cycle.  
This effect is also negligible if the DSP switching period is 
small.  The switching shown in Fig. 3a is sometimes referred to 
as left-justified PWM since the pulses are aligned with the left 


















Figure 3b shows an example of right-justified PWM.  For a more 
symmetrical waveform, center-justified PWM can be used.  
Using this method, the scheduling of the switching state is set 
according to 
  

































Figure 3c demonstrates center-justified PWM.  As can be seen, 
the DSP period has been set to twice that of the previous 
examples in order to keep the switching frequency constant.  An 
even more symmetrical switching waveform can be achieved 
through alternate-justification.  This may be described by 
alternating between left- and right-justification.  Figure 3d shows 
an example of alternating-justification. 
  
C. Triangle Waveforms 
 
 The equivalence of the proposed method to sine-triangle 
modulating may be readily seen.  Figure 4 shows an example of 
the multi-level sine-triangle method [2-4].  Therein, three 
triangle waveforms are defined ( 1−n  triangle waveforms in 



































As can be seen from Fig. 4, the resulting switching state is the 
same as it would be with alternate-justification if a zero-order-
hold is placed upon the modified duty cycle.  Center-justified 
modulation may be achieved if the zero-order hold is extended 
for two switching cycles in Fig. 4.  Left- or right-justification 
may be achieved if the triangle waveform is replaced with a saw-
tooth or reverse-saw-tooth waveform respectively. 































d) Alternate-justified timer scheduling.
b) Right-justified timer scheduling.
c) Center-justified timer scheduling.
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D. Voltage Vectors 
 
 The voltage-vectors of the proposed method will now be 
examined based on the previous definition of the overall 
switching state.  Figure 5 shows an example of the a- b- and c-
phase switching states over one DSP switching period using the 
proposed method.  For this example, the switching states start 
out as 3=as , 2=bs , and 1=cs .  From (3), the overall 
switching state is 57=sw .  On the vector plot of Fig. 2, this 
switching state is represented by 57v .  Based on the times for 
each phase  ( at , bt , and ct ), it can be seen that the c-phase will 
have a transition first followed by the b-phase, then the a-phase.  
These three transitions uniquely define four windows in the DSP 
switching period indicated by I, II, III, and IV in Fig. 5.  Each 
window has a correspondingly unique switching state and 
voltage vector.  In particular, for this example, the voltage vector 
sequence is 36525657 vvvv →→→ .  From the vector plot of 
Fig. 2, it can be seen that this results in a clockwise selection of 
the three-nearest voltage vectors ( 57v  and 36v  being of 
redundant states).  It should be noted that the nearest vectors and 
switching times are readily determined using the proposed 
method.  The same result can be accomplished with SVM [5-8], 
but with awkward geometrical relationships.  A reversal of the 
sequence in the voltage vectors can be accomplished by 
switching to right-justification in the proposed method. 
 
IV REDUNDANT STATE SELECTION 
 
 In multi-level power conversion, it is often necessary to utilize 
the redundant switching states for balancing of the voltages on 
input capacitor banks [11].  The idea is that if the capacitor 
voltages are nearly balanced, then the load voltage will be the 
same regardless of which redundant state is selected.  For 
example, windows I and IV in Fig. 5 utilize switching states that 
produce the same voltage vector.  In general, a redundant state 
may be found for a given switching state by incrementing or 
decrementing the states for all three phases since this results in 
changing the zero-sequence line-to-ground voltage, which does 
not affect the load voltages.  Although the load voltages are the 
same regardless of the redundant switching state used, the 
resulting currents in the capacitors for a given topology are 
widely different.  Therefore, the appropriate redundant switching 
state that results in improving the balance of the capacitor 
voltages may be selected when a choice arises. 
 As a matter of practical implementation, redundant states may 
be calculated off-line and programmed into a PLD table [11].  
Figure 6 shows a block diagram of how this may be 
accomplished.  Therein, the modulation is programmed in the 
DSP which output switching states, as described above, which 
are labeled *as , 
*
bs , and 
*
cs  to indicate desired switching states.  
These switching states along with the phase currents and the 
capacitor voltages are input to the PLD.  An analog-to-digital 
conversion is performed on the phase currents and capacitor 
voltages in order to determine the current direction and the 
voltage imbalance [11].  This information along with the desired 
switching state forms the address of the redundant state selection 
(RSS) table.  The table output is the switching states, which 
include capacitor voltage balancing information.  It may be 
desirable to latch the analog inputs to the PLD so that they align 
with the DSP switching period.  This prevents changes in 
switching state during the DSP cycle due to changes in the 
analog inputs. 
 The RSS table may also be incorporated in the DSP.  This is 
helpful for algorithms such as dead-time compensation where it 
is helpful to determine the final switching state within the 
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processor.  Figure 7 shows a flow chart of the steps necessary to 
include the RSS table in the DSP.  As can be seen, the desired 
switching states are computed for all four windows based on the 
level transitions of all three phases.  Then four RSS table look-
ups are performed in order to determine the redundant states for 
each window.  The switching states along with the switching 
times may be scheduled by loading this information into a PLD.  
 
 
V. LABORATORY RESULTS 
 
A. Four-Level Rectifier / Inverter System 
 
 Figure 8 shows a four-level back-to-back power conversion 
system which was used to validate the proposed modulation 
method.  This system was constructed to mimic future Naval 
ship propulsion systems, which include a synchronous generator, 
rectifier, and motor drive for propulsion.  The details of the four-
level rectifier and inverter will not be presented herein.  The 
interested reader is referred to [17].  The four-level rectifier 
converts a 450V 60Hz source to a dc voltage, which is regulated 
to Vvdc 660
*
= .  The regulating control is a proportional plus 
integral (PI) control used to determine a commanded current 
magnitude based on the dc voltage error.  Using the measured 
line voltages abv  and bcv , the commanded rectifier currents 
*
ari  
and *bri  can be aligned with the source voltages so that unity 
power factor operation is ensured.  These commanded currents 
are regulated by a hysteresis current control; the details of which 
are given in [9].  The resulting switching states are input to a 
four-level RSS table for capacitor voltage balancing.  The reader 
is referred to [11] for the details of the RSS table.  The inverter is 
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herein with 9.0=m  and a constant frequency of Hz100* =f .  
The modulation electrical angle is then related to the 
commanded frequency by tfc
*2πθ = .  The DSP switching 
period for this study was s200µ=swT  and alternate-
justification method was utilized.  The redundant state selection 
for the inverter was identical to that of the rectifier.  The motor 
load is an 18kW induction motor, which is loaded by a 
synchronous generator. 
 Figure 9 shows the four-level system performance.  Therein, 
the motor phase voltage asv , motor phase current asi , source 
voltage av , and source current ai  are shown.  As can be seen, 
the motor voltage exhibits the typical four-level waveshape [5].  
The phase current has exceptionally low harmonics due to the 
machine inductance.  Unity power factor operation can be seen 
from the source voltage and current.  
 
B. Eleven-Level Cascaded Multi-Level H-Bridge Inverter 
 
 As a demonstration of extension of the proposed modulation 
to other types of inverters, the method was also validated on an 
eleven-level cascaded multi-level H-bridge inverter.  Figure 10 
shows the specific topology for the a-phase.  As can be seen, the 
inverter is constructed of a five-level H-bridge cell in series with 
a three-level cell.  Three phases were then wye connected and 
used to drive a 3.7kW induction motor.  The details of this 
inverter and capacitor balancing RSS table will not be included 
herein, but may be found in [18].  For this example, the 
modulation index and commanded frequency were set to 
9.0=m  and Hz60* =f .  The DSP switching period for this 
study was s100µ=swT  and left-justification was utilized.  
Figure 11 shows the motor line-to-line voltage abv  and phase 
current asi .  The waveforms exhibit high power quality resulting 
form the high number of voltage levels.  Figure 12 shows the 
utilized voltage vectors for this study which were obtained by 
transforming the phase voltages to the synchronous reference 
frame [23].  As can be seen, the utilized vectors consist of the 
nearest available vectors which would be selected using SVM. 
5 ms.





























































Figure 11.  Eleven-level inverter laboratory measurements.  
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 A new multi-level modulation method was introduced.  It was 
shown that the nearest voltage vector selection as well as the 
PWM switching times can be directly determined from per-
phase duty cycles.  The method is discrete in nature and can be 
readily implemented on a DSP and is also expandable to any 
number of voltage levels.  It was shown that the proposed 
scheme produces the same switching states at that of multi-level 
sine-triangle modulation and multi-level SVM.  Inclusion of 
redundant state selection for capacitor voltage balancing is 
described.  The method is implemented on a four-level back-to-
back rectifier/inverter system, which was constructed to mimic 
Naval ship propulsion systems.  The method was also 
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